

LS7267 Registers:

LS7267 has a set of registers associated with each X and Y axis. All X-axis registers have the name prefix X, whereas all Y-axis registers have the prefix Y. Selection of a specific register for Read/Write is made from the decode of the three most significant bits (D7 - D5) of the data-bus. CS input enables the IC for Read/Write. C/D input selects between control and data information for Read/Write. Following is a complete list of LS7267 registers.

Preset Registers: XPR and YPR

Each of these PRs are 24-bit wide. 24-bit data can be written into a PR, one byte at a time, in a sequence of three data write cycles.

		PR		
7	0	7 0	7	0
HI BY (PR2		MID BYTE (PR1)		LO BYTE (PR0)

·

Counters: XCNTR and YCNTR

Each of these CNTRs are 24-bit synchronous Up/Down counters. The count clocks for each CNTR is derived from its associated A/B inputs. Each CNTR can be loaded with the content of its associated PR.

Output Latches: XOL and YOL


Each OL is 24-bits wide. In effect, the OLs are the output ports for the CNTRs. Data from each CNTR can be loaded into its associated OL and then read back on the data-bus, one byte at a time, in a sequence of three data Read cycles.

Byte Pointers: XBP and YBP

The Read and Write operations on an OL or a PR always accesses one byte at a time. The byte that is accessed is addressed by one of the BPs. At the end of every data Read or Write cycle on an OL or a PR, the associated BP is automatically incremented to address the next byte.

Flag Register: XFLAG and YFLAG

The FLAG registers hold the status information of the CNTRs and can be read on the data bus. All bits excepting the E and the IDX bits change dynamically to represent the instantaneous status of the CNTR's. In contrast the E and the IDX bits are latched. Once set they can only be reset via the RLD registers.




Filter Clock Prescalers: XPSC and YPSC

Each PSC is an 8-bit programmable modulo-n down counter, driven by the FCK input. The division factor n is stored into each PSC from its associated PR register low byte, PR0. The PSCs provide the ability to generate independent filter clock frequencies for each channel used for filtering the quadrature clocks applied at the A and B inputs in quadrature mode. The same filter clocks are also used for filtering the designated INDEX inputs.

The effective internal filter clock frequency is: $f_{FCKn} = (f_{FCK}/(n+1))$, where n = PSC = 0 to h'FF and fFCK is the clock frequency at the FCK input. For proper operation the required condition is: $f_{FCKn} > 8f_{QA}$ (or $8f_{QB}$), where f_{QA} (or f_{QB}) is the frequency at A (or B) input. The FCK pin is not used in non-quadrature mode and should be tied off to VDD.


Reset and Load Signal Decoders: XRLD and YRLD

Following functions can be performed by writing a control byte into an RLD: Transfer PR to CNTR, Transfer CNTR to OL, reset CNTR, reset FLAG and reset BP.



Counter Mode Registers: XCMR and YCMR

The CNTR operational mode is programmed by writing into the CMRs.



DEFINITIONS OF COUNT MODES:

Range Limit. In range limit count mode, an upper and a lower limit is set, mimicking limit switches in the mechanical counterpart. The upper limit is set by the content of the PR and the lower limit is set to be 0. The CNTR freezes at CNTR = PR when counting up and at CNTR = 0 when counting down. At either of these limits, the counting is resumed only when the count direction is reversed.

Non-Recycle. In non-recycle count mode, the CNTR is disabled, whenever a count overflow or underflow takes place. The end of cycle is marked by the generation of a Carry (in Up Count) or a Borrow (in Down Count). The CNTR is re-enabled when a reset or load operation is performed on the CNTR.

Modulo-N. In modulo-N count mode, a count boundary is set between 0 and the content of PR. When counting up, at CNTR = PR, the CNTR is reset to 0 and the up count is continued from that point. When counting down, at CNTR = 0, the CNTR is loaded with the content of PR and down count is continued from that point.

The modulo-N is true bidirectional in that the divide-by-N output frequency is generated in both up and down direction of counting for same N and does not require the complement of N in the UP instance. In frequency divider application, the modulo-N output frequency can be obtained at either the Compare (FLG1) or the Borrow (FLG2) output. Modulo-N output frequency, $f_N = (f_i / (N+1))$ where $f_i =$ Input count frequency and N = PR.

> The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

7 6 5 4 3 2 1 0	
	 0 : Disable inputs A and B
	1 : Enable inputs A and B
	 0 : LCNTR/LOL pin is Load CNTR input 1 : LCNTR/LOL pin is Load OL input
	 0 : RCNTR/ABG pin is Reset CNTR input 1 : RCNTR/ABG pin is A and B Enable gate
	0
	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$: FLG1 pin is CARRY output; FLG2 pin is BORROW output
	$\begin{bmatrix} 1 \\ \end{bmatrix}$: FLG1 pin is COMPARE output; FLG2 pin is BORROW output
	- 0 : FLG1 pin is Carry/Borrow output and FLG2 pin is U/D (FLAG register bit 5)
	1_
	 FLG1 is INDX (low pulse at INDEX pin active level); FLG2 is E (FLAG register bit 4) (For FLG1 to output INDX, IDR bit0 must be set to 1)
	[−] ⁰ :Select IOR
0: Select IOR ac	Idressed by X/Y input
1: Select both XI	OR and YIOR together (Note: D7=1 overrides X/Y input)
INDEX CONTROL REGISTE Either the LCNTR/LOL or the	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same	RS: XIDR and YIDR
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signal The index mode is unconditional	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Ily disabled in non-quadrature mode.
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Ily disabled in non-quadrature mode.
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneously Ily disabled in non-quadrature mode. 0: Disable Index mode 1: Enable Index mode
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneously Ily disabled in non-quadrature mode. 10 0: Disable Index mode
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneously Ily disabled in non-quadrature mode. 0: Disable Index mode 1: Enable Index mode 0: Negative Index Polarity
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneously Ily disabled in non-quadrature mode. 0: Disable Index mode 1: Enable Index mode 0: Negative Index Polarity 1: Positive Index Polarity
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Illy disabled in non-quadrature mode. C Disable Index mode Enable Index mode Negative Index Polarity Positive Index Polarity CONTR/LOL pin in index mode (See Note 1)
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Illy disabled in non-quadrature mode. Illy disabled in non-quadrature mode. Illy clicked in non-quadrature mode.
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Ily disabled in non-quadrature mode. Ily disabled in non-quadrature mode. Ily clicked by the index mode 1: Enable Index mode 0: Disable Index mode 1: Enable Index mode 0: Negative Index Polarity 1: Positive Index Polarity 0: LCNTR/ABG pin in index mode (See Note 1) 1: RCNTR/ABG pin in index mode (See Note 2)
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signa The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Illy disabled in non-quadrature mode. Illy disabled in non-quadrature mode. Illy clicked in non-quadrature mode.
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signal The index mode is unconditiona	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous Ill 0 0: Disable Index mode 1: Enable Index mode 1: Enable Index mode 1: Enable Index mode 0: Negative Index Polarity 1: Positive Index Polarity 0: LONTR/LOL pin in index mode (See Note 1) 1: RCNTR/ABG pin in index mode (See Note 2) 0: Not used 1: select IDR 1 1: Select IDR 0: Select IDR addressed by X/Y input
INDEX CONTROL REGISTE Either the LCNTR/LOL or the INDEX mode the index signal Load_CNTR or Load_OL ope being generated at the same non-INDEX mode these signal The index mode is unconditional IDR 7 6 5 4 3 2 1 4 3 2 1 4 4 3 2 1 4 4 4 3 2 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	RS: XIDR and YIDR RCNTR/ABG inputs can be initialized to operate in the INDEX mode. In the from an encoder, applied to one of the two inputs performs either reset_CNTR ration synchronously with the quadrature clocks, the internal load or reset sig angular orientation of the encoder in both CW and CCW directions. In contrast als are applied asynchronously with respect to A/B inputs and act instantaneous IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII

I/O pins:

Following is a description of all the input/output pins.

YLCNTR/YLOL/ (pin 1). Input. Programmable input in the y-axis which can be configured with the YIOR register to function as either LD_YCNTR or LD_YOL input. LD_YCNTR causes the YPR to be loaded into YCNTR when the input is at active level. LD_YOL causes YCNTR to be loaded into YOL when the input is at active level.

In quadrature mode the input can further be initialized with the YIDR register to function in either INDEX mode or non-INDEX mode. The INDEX mode allows for the direct interface with the INDEX output of an incremental encoder. In this mode the YLCNTR/YLOL/ input is sampled with the filter clock derived from the FCK input clock which is used for validating the quadrature clocks as well

In the INDEX mode the YCLNTR/YLOL/ input can be configured for either high or low active logic levels with the YIDR. In the non-INDEX mode the active level is not programmable and is unconditionally set to low active.

In the non-INDEX mode YCLNTR/YLOL/ input is not sampled with the filter clock and can be applied asynchronously with respect to YA and YB inputs. In non-quadrature mode the YCLNTR/YLOL/ input is unconditionally set to the non-INDEX mode.

FCK. (pin 2). Input. A clock applied at the FCK input is used for generating filter clocks for both X and Y axes. The filter clocks are used for validating the quadrature clocks (at XA, XB, YA and YB inputs), and the INDEX signal (at XLCNTR/XLOL/ or XRCNTR/ or YLCNTR/YLOL/ or YRCNTR in INDEX mode). The clock at the FCK input is divided down separately by XPSC and YPSC prescalers to generate the filter clock for each axis. The prescaler output frequency is given by: $f_{FCKn} = f_{FCK}/(n+1)$, where f_{FCK} is the frequency at the FCK input and n = [XPSC] or [YPSC].

For proper operation in the quadrature mode the following condition of frequencies must be satisfied: $f_{FCKn} \ge 8f_{QAB}$, where f_{QAB} is the clock frequency at XA or XB or YA or YB input.

In non-quadrature mode the filter clock is not used and the FCK input must be tied off to either VDD or VSS.

VDD (pin 3). Supply voltage positive rail. +3V to +5V.

D0 through **D7** (pins 4 through 11). Inputs/Outputs. The 8-bit databus D0 through D7 is a 3-state portal for the READ/WRITE operation in and of the device. The databus is common to both axes. During a read operation when both CS/ and RD/ inputs are low, the content of either the OL or the FLAG register of the selected axis is placed on databus. During a write operation the content of the databus is written into the selected register at the trailing edge of the WR/ pulse.

When CS/ is high the databus is disabled and placed in the high impedance state.

VSS (pin 12). Supply voltage negative rail or GND.

D/C (pin 13). Input. This input selects between a control register or a data register for read/write operation according to Table 1. When low, a write operation causes the content of the databus to be written into the selected PR register. When high, a write causes the databus to be written into the selected control register. During a read operation, a low at the D/C input causes the content of the selected OL to be output on the databus while a high causes the content of the selected FLAG register to be output on the databus.

WR/ (pin 14). Input. A low pulse at the WR/ input causes the content of the databus to be written into the selected register according to Table 1. The write operation is completed at the trailing edge of the WR/ pulse.

CS/ (pin 15). Input. A low at the CS/ input enables the device for read or write operations. When the CS/ input is high the read and write operations are disabled and the databus, D0-D7 is placed in the high impedance state.

RD/ (pin 16). Input. A low at the RD/ input causes the content of the selected register to be output on the databus according to Table 1.

X/Y (pin 17). Input. Selects between X and Y axis for read and write. A low at this input selects the X axis while a high selects the Y axis.

XRCNTR/XABG (pin 18). Input. Programmable input in the x-axis which can be configured with the XIOR register to function as either R_XCNTR or E_XAB input. R_XCNTR causes the XCNTR to be reset to 0 when the input is in the active level. E_XAB causes the input to function as the XA and XB enable/disable gate. In this mode XA and XB become enabled when the XRCNTR/XABG input is high and disabled when the input is low,

In quadrature mode the input can further be initialized with the XIDR register to function in either INDEX mode or non-INDEX mode. In the INDEX mode the XRCNTR/XABG is sampled with the filter clock derived from the FCK input clock which is used for validating the quadrature clocks as well.

When configured in the INDEX mode the XRCNTR/XABG input must also be configured as R_XCNTR to function correctly. In the INDEX mode the XRCNTR/XABG input can be configured for either high or low active logic levels for the R_XCNTR function via the XIDR register. In the non-INDEX mode the active level is not programmable and is unconditionally set to low active for the R_XCNTR function.

In the non-INDEX mode XRCNTR/XABG input is not sampled with the filter clock and can be applied

asynchronously with respect to XA and XB inputs. In non-quadrature mode the XCNTR/XABG input is unconditionally set to the asynchronous mode

XLCNTR/XLOL/ (pin 19). Input. This is the x-axis functional equivalent of the YCLNTR/YLOL input. The associated x-axis reference registers are: XCNTR, XOL, XIOR and XIDR

XA (pin 20), **XB** (pin 21). Inputs. These are the A and B count inputs in the x-axis. These inputs can be configured to function either in quadrature mode or in non-quadrature mode. The configuration is made with the XCMR register. In quadrature mode, XA and XB clocks are normally supplied from incremental encoders with the two clocks being 90° out of phase. When XA leads XB in phase, the counter (XCNTR) counts up; when XA lags XB, the XCNTR counts down.

In non-quadrature mode XA functions as the count input and XB as the count direction control input. When XB is high positive transitions at the XA input causes the XCNTR to count up. Conversely, when XB is low positive transitions at the XA input causes the XCNTR to count down.

In quadrature mode XA and XB inputs are sampled for logic level validation and noise discrimination with an internal filter clock derived from the FCK input clock. In non-quadrature mode XA and XB inputs are not sampled and the count clocks are applied directly to the XCNTR count input bypassing the filter circuit.

XFLG1 (pin 22). Output. Programmable output in the xaxis to function as CARRY or BORROW or COMPARE or INDX. The configuration is made with the XIOR register. The output is generated as a low pulse when the selected event takes place CARRY or BORROW output is generated when the XCNTR overflows or underflows respectively. INDX output is generated when the designated INDEX input goes into active level. COMPARE output is generated at XCNTR = XPR. An exception is made in the **modulo-N** and **range-limit** modes In these modes the COMPARE output is generated at XCNTR = XPR only in the **up** count direction.


XFLG2 (pin 23). Output. Programmable output in the x-axis to function as BORROW or UP/DN or E. The configuration is made with the XIOR register. The BORROW output is generated as a low pulse when the XCNTR underflows. When configured as UP/DN the output dynamically goes high when the XCNTR is counting up and low when it is counting down. When configured as E, XFLG2 switches low whenever the following condition exists: $t_4 \le t_3$ or $t_5 \le 2t_3$ (see page 8). It remains low until the FLAG register bit-4 is reset whereupon XFLG2 output switches high.

YA (pin25), **YB** (pin 24). Inputs. These are the y-axis functional equivalents of the XA and XB inputs. They operate on the YCNTR and are configured with the YCMR register.

YFLG2 (pin26), Output. This is the y-axis functional equivalent of XFLG2 .

YFLG1 (pin27), Output. This is the y-axis functional equivalent of XFLG1

YRCNTR/YABG (pin 28). Input. This is the y-axis functional equivalent of the XRCNTR/XABG input. The associated y-axis reference registers are: YCNTR, YOL, YIOR and YIDR .




REGISTER ADDRESSING MODES (Table 1)												
	D7	D6	D5	C/D	RD	WR	<u>Х</u> /Ү	CS	FUNCTION			
	x	X	x	X	Х	х	Х	1	Disable both axes for Read/Write			
	х	х	х	0	1		0	0	Write to XPR byte segment addressed by XBP (Note 3)			
	x	х	х	0	1		1	0	Write to YPR byte segment addressed by YBP (Note 3)			
	0	0	0	1	1		0	0	Write to XRLD			
	0	0	0	1	1		1	0	Write to YRLD			
	1	0	0	1	1		х	0	Write to both XRLD	and YRLD		
	0	0	1	1	1 -		0	0	Write to XCMR			
	0	0	1	1	1 -		1	0	Write to YCMR			
	1	0	1	1	1 -		х	0	Write to both XCMF	and YCMR		
	0	1	0	1	1 -		0	0	Write to XIOR			
	0	1	0	1	1 -		1	0	Write to YIOR			
	1	1	0	1	1 -		X	0	Write to both XIOR	and YIOR		
	0	1	1	1	1		0	0	Write to XIDR			
	0	1	1	1	1 -		1	0	Write to YIDR			
	1	1		1				0	Write to both XIDR			
			1		1		x					
	X	X	X	0	0	1	0	0	Read XOL byte segment addressed by XBP (Note 3)			
	х	Х	x	0	0	1	1	0	Read YOL byte seg	gment addre	ssed by YBP (Note 3)	
	x	X	X	1	0	1	0	0	Read XFLAG			
	х	Х	Х	1	0	1	1	0	Read YFLAG			
	X =	Don'	t Care									
	No	ote 4:	Releva	nt BP is	automa	atically	incremer	nted at	t the trailing edge of	RD or WR pu	ulse	
Absolut			n Kati	•	ymbo				Values		Unit	
Supply V	amete Voltag			9	VDD				+7.0		V	
Voltage			t		VIN				Vss - 0.3 to Vc	D + 0.3	v	
Operatir	ng Ter	npera	ture		Та				-25 to +8	80	oC	
Storage	-				Tstg				-65 to +1	50	oC	
		0			(T .	٥=°		°0 \				
DC Elec	trical	Chara	acteri	STICS.	(IA =	-25 C	, to +80	°C, v	/DD = 3V to 5.5V)			
	meter			Sy	mbol		Min. Va		Max.Value	Unit	Remarks	
Supply V	-				VDD		3.0)	5.5	V	-	
Supply C					IDD		-		800	μA	All clocks off	
Input Log					VIL		- 0 - \/-		0.15VDD	V	-	
Input Log					VIH		0.5VD	טי	-	V		
Output L					Vol		- Vpp 4	0 5	0.5	V V	IOSNK = 5mA, $VDD = 5V$	
Output H					Vон		Vdd - (0.5	- 30		IOSRC = 1mA , $VDD = 5V$	
Input Lea				+	lilk Iduk		-			nA	- Data bus off	
Data Bus				IL	IDLK		-	`	60	nA m A	Data bus off $V_{0} = V_{0} = 0$ FV $V_{0} = -$ FV	
Output S					IOSRC		1.0		-	mA	VO = VDD - 0.5V, VDD = 5V	
Output S		urrent			Iosnk		5.0	,	-	mA	VO = 0.5V, VDD = 5V	


Transient Characteristics. (TA	$= -25^{\circ}C$ to	o +80°C)			
	Symbol	Min. Value	Max.Value	Unit	Remarks
For VDD = 3V to 5.5V:					
Read Cycle (See Fig. 1)					
RD Pulse Width	tr1	80	-	ns	-
CS Set-up Time	tr2	80	-	ns	-
CS Hold Time	tr3	0	-	ns	-
C/D Set-up Time	tr4	80	-	ns	-
C/D Hold Time	tr5	10	-	ns	-
X/Y Set-up Time	tr6	80	-	ns	-
X/Y Hold Time	tr7	10	_	ns	
Data Bus Access Time	tr8	80	_	ns	Access starts when both \overline{RD}
Data Dus Access Time	uo	00	-	115	and CS are low.
Data Bus Release Time	tr9	-	35	ns	Release starts when either RD
Back to Back Read delay	tr10	90	-	ns	or CS is terminated.
-					
Write Cycle (See Fig. 2)					
WR Pulse Width	tw1	45	-	ns	-
CS Set-up Time	tw2	45	-	ns	-
CS_Hold Time	twз	0	-	ns	-
C/D Set-up Time	tw4	45	-	ns	-
C/D Hold Time	tw5	10	-	ns	-
X/Y Set-up Time	tw6	45	-	ns	-
X/Y Hold Time	tw7	10	-	ns	-
Data Bus Set-up Time	tw8	45		ns	-
Data Bus Hold Time	two	10	-	ns	-
Back to Back Write Delay	t W10	90	-	ns	-
Baok to Baok White Bolay		00		110	
Load CNTR, Reset CNTR and					
Load OL Pulse Width	t11	35		ns	
Edad OE I dise Width	ui	00		113	-
For $VDD = 3V$:					
Quadrature Mode (See Fig. 3-5)		10			
FCK High Pulse Width	t1	18	-	ns	-
FCK Low Pulse Width	t2	18		ns	-
FCK Frequency	ffck	-	27	MHz	-
Mod-n Filter Clock(FCKn)Period	t3	36	-	ns	tз = (n+1) (t1+t2), where n = PSC = 0 to FFн
FCKn frequency	f FCKn	-	27	MHz	-
Quadrature Separation	t4	40	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	160	-	ns	t5 >4t3
Quadrature Clock frequency	fqa, fq		3.1	MHz	$f_{QA} = f_{QB} = 1/(2t5)$
Quadrature Clock to Count Delay		4t3	5t3	-	-
x1/x2/x4 Count Clock Pulse Widt		36	-	ns	tq2 = t3
Index Input Pulse Width	tidx	76	_	ns	tidz = 13 tidx > 2t3
Index setup/hold time	tsi/thi	5	_		
INDX Output Width			-	ns	$\frac{-}{100} = (10, 10)$
Carry/Borrow/Compare Output Width	tQ3 h tQ3	18 18	-	ns ns	tQ3 = (t3 - t2) tQ3 = (t3 - t2)
Non Quadratura Mada (Cas Fir	6 7)				
Non-Quadrature Mode (See Fig.	· .	10		20	
Clock A - High Pulse Width	t6 +7	18 19	-	ns	-
Clock A - Low Pulse Width	t7	18	-	ns	-
Direction Input B Set-up Time	tbs	20	-	ns	-
Direction Input B Hold Time	tbh	10	-	ns	-
Gate Input (ABG) Set-up Time	tgs	20	-	ns	-
Gate Input (ABG) Hold Time	tgн	10	-	ns	-
Clock Frequency	fA	-	27	MHz	$fA = (1/(t_6 + t_7))$
Clock to Carry or Borrow Out Delay	t9	-	20	ns	-
Carry or Borrow Out Pulse Width		18	-	ns	$t_{10} = t_7$
Clock to Compare Out Delay	t12	-	30	ns	-
. ,					

Parameter	Symbol	Min. Value	Max.Value	Unit	Remarks
For VDD = 5V:					
Quadrature Mode (See Fig. 3-5)					
FCK High Pulse Width	t1	10	-	ns	-
FCK Low Pulse Width	t2	10	-	ns	-
FCK Frequency	f FCK	-	50	MHz	-
Mod-n Filter Clock(FCKn)Period	t3	20	-	ns	t3 = (n+1) (t1+t2), where n = PSC = 0 to FFн
FCKn frequency	f FCKn	-	50	MHz	-
Quadrature Separation	t4	22	-	ns	t4 > t3
Quadrature Clock Pulse Width	t5	88	-	ns	t5 > 4t3
Quadrature Clock frequency	fqa, fqe		5.6	MHz	$f_{QA} = f_{QB} = 1/(2t_5)$
Quadrature Clock to Count Delay	/ t Q1	4t ₃	5t3	-	-
x1/x2/x4 Count Clock Pulse Widt	h tq2	20	-	ns	tq2 = t3
Index Input Pulse Width	tidx	42	-	ns	tidx > 2t3
Index setup/hold time	tsi/thi	5	-	ns	-
INDX output width	tQ3	10	-	ns	tQ3 = (t3 - t2)
Carry/Borrow/Compare Output Width	tq3	10	-	ns	$t_{03} = (t_3 - t_2)$
Non-Quadrature Mode (See Fig	. 6-7)				
Clock A - High Pulse Width	t 6	10	-	ns	-
Clock A - Low Pulse Width	t7	10	-	ns	-
Direction Input B Set-up Time	tbs	12	-	ns	-
Direction Input B Hold Time	tbh	5	-	ns	-
Gate Input (ABG) Set-up Time	tgs	12	-	ns	-
Gate Input (ABG) Hold Time	tgн	5	-	ns	-
Clock Frequency	fA	-	50	MHz	fA = (1/(t6 + t7))
Clock to Carry or Borrow Out Delay	t9	_	10	ns	-
Carry or Borrow Out Pulse Width	t10	10	-	ns	t10 = t7
Clock to Compare Out Delay	t12	-	15	ns	-

7267-091615-9




7267-042613-10



7267-052815-11

← DOWN→I← UP →
DIRECTION (B)
$\begin{array}{c c} \hline \\ \hline $
GATE (ABG)
COUNT DISABLE COUNT DISABLE COUNT DISABLE COUNT DISABLE COUNT DISABLE COUNT ENABLE COUNT ENABLE
В
BW CNTR DISABLED to
CNTR DISABLED CNTR DISABLED CNTR DISABLED CNTR 0999998 999999 0 1 2 1 0 999999 0 999999 0 N N-1 N-2
LCNTR CNTR ENABLED
FIGURE 7. NON-RECYCLE, NON-QUADRATURE, BCD MODE
B C DOWN
CNTR 0 1 2 3 0 1 2 1 0 3 2 1 0 3 2
BW
FIGURE 8. MODULO - N, NON-QUADRATURE (Shown with N = 3)
B ← UP → ← DOWN → ↓ UP →
CNTR 0 1 2 3 4 (CNTR FROZEN) 3 2 1 0 (CNTR FROZEN) 1 2
СОМР
BW
FIGURE 9. RANGE LIMIT, NON-QUADRATURE (Shown with $PR = 4$)
7267-042713-12



C Sample Routines for Interfacing with LS7266R1

//CMR Reg. #define LCNTR #include<stdlib.h> 0x00 #define ČMR(arg) (arg | 0xA0) #include <stdio.h> #define LOL 0x02 #include <conio.h> #define XCMR(arg) (arg | 0x20) #define RCNTR 0x00 #define YCMR(arg) XCMR(arg) #define ABGate 0x04 #define BINCnt #define CYBW 0x00 #define XDATA(arg) (arg +0) 0x00 #define BCDCnt #define XCMD (arg) (arg + 1)0x01 #define CPBW 0x08 #define YDATA (arg) (arg +2) #define NrmCnt 0x00 #define CB_UPDN 0x10 #define IDX ERR #define YCMD (arg) (arg +3) #define RngLmt 0x02 0x18 0x04 #define NRcyc // RLD Reg. #define ModN 0x06 // IDR #define $\breve{R}LD$ (arg) (arg | 0x80) #define IDR(arg) (arg | 0xE0) #define NQDX 0x00 #define XRLD (arg) (arg | 0) #define QDX1 0x08 #define XIDR(arg) (arg | 0x60) #define YRLD (arg) XRLD(arg) #define ODX2 0x10 #define YIDR(arg) XIDR(arg) #define Rst BP 0x01 #define ODX4 #define DisIDX 0x18 0x00 #define Rst_CNTR 0x02 #define EnIDX 0x01 #define Rst_FLAGS 0x04 //IOR Reg. #define NIDX 0x00 #define IOR(arg) (arg | 0xC0) #define Rst E 0x06 #define PIDX 0x02 #define Trf_PR_CNTR 0x08 #define XIOR(arg) (arg | 0x40) #define LIDX 0x00 #define Trf_CNTR_OL 0x10 #define YIOR(arg) XIOR(arg) #define RIDX 0x04 #define Trf_PS0_PSC 0x18 #define DisAB 0x00 #define EnAB 0x01 void Init_7266(int Addr); Initialize 7266 as follows (X + Y CNTR)Modulo N count mode for N = 0x123456**Binary Counting** Index on LCNTR/LOL Input CY and BW outputs RCNTR/ABG controls Counters A and B Enabled */ void Init_7266(int Addr) { /Setup IOR Reg. outp(XCMD(Addr),IOR(DisAB + LOL + ABGate + CYBW)); //Disable Counters and Set CY BW Mode //Setup RLD Reg. outp(XCMD(Addr),RLD(Rst BP + Rst FLAGS)); //Reset Byte Pointer(BP) And Flags outp(XDATA(Addr),0x06); //Load 6 to PR0 to setup Transfer to PS0 outp(YDATA(Addr),0x06); //Load 6 to PR0 to setup Transfer to PS0 outp(XCMD(Addr),RLD(Rst E + Trf PS0 PSC)); //Reset E Flag and Transfer PR0 to PSC outp(XCMD(Addr),RLD(Rst_BP + Rst_CNTR)); //Reset BP and Reset Counter //Setup IDR Reg. outp(XCMD(Addr),IDR(EnIDX + NIDX + LIDX)); //Enable Negative Index on LCNTR/LOL Input //Setup CMR Reg. outp(XCMD(Addr),CMR(BINCnt + ModN + QDX4)); //Set Binary Mondulo N Quadrature x4

```
//Setup PR Reg. for Modulo N Counter to 0x123456
   outp(XDATA(Addr),0x56); //Least significant Byte first
   outp(XDATA(Addr),0x34); //then middle byte
   outp(XDATA(Addr),0x12); //then most significant byte
  //Setup PR Reg. for Modulo N Counter to 0x123456
   outp(YDATA(Addr),0x56); //Least significant Byte first
   outp(YDATA(Addr),0x34); //then middle byte
   outp(YDATA(Addr),0x12); //then most significant byte
   //Enable Counters
   outp(XCMD(Addr),IOR(EnAB));
}
/* Write 7266 PR
Input: Addr has Address of 7266 counter.
Data: has 24 bit data to be written to PR register
void Write_7266_PR(int Addr, unsigned long Data);
void Write_7266_PR(int Addr, unsigned long Data)
   outp(XCMD(Addr),RLD(Rst_BP));
                                            //Reset Byte Pointer to Synchronize Byte Writing
   outp(XDATA(Addr),(unsigned char)Data);
   Data >>= 8:
   outp (XDATA(Addr),(unsigned char)Data);
   Data >>= 8;
   outp(XDATA(Addr),(unsigned char)Data);
}
/* Read 7266 OL
   Input: Addr has Address of 7266 counter.
   Output: Data returns 24 bit OL register value.
*/
unsigned long Read_7266_OL(int Addr);
unsigned long Read_7266_OL(int Addr)
  unsigned long Data=0;
   outp(XCMD(Addr),(RLD(Rst_BP + Trf_Cntr_OL)); //Reset Byte Pointer to Synchronize Byte reading and
                                                        Transferring of data from counters to OL.
    Data |=(unsigned long)inp(XDATA(Addr));
                                                      //read byte 0 from OL
    lrotr(Data,8);
                                               //Rotate for next Byte
    Data =(unsigned long)inp(XDATA(Addr));
                                                      //read byte 1 from OL
                                               //Rotate for next Byte
    lrotr(Data,8);
    Data |=(unsigned long)inp(XDATA(Addr)); //read byte 2 from OL
    lrotr(Data,16);
                                               //Rotate for last Byte
    return(Data);
/*
    Get_7266_Flags
    Input: Addr has Address of 7266 counter.
    returns Flags of counter
*/
unsigned char Get_7266_Flags(int Addr);
unsigned char Get_7266_Flags(int Addr)
ł
    return(inp(CMD(Addr)));
}
```